Recherche - INRIA - Institut National de Recherche en Informatique et en Automatique Accéder directement au contenu

Filtrer vos résultats

115 résultats

Extended Lattice-Based Memory Allocation

Alain Darte , Alexandre Isoard , Tomofumi Yuki
25th International Conference on Compiler Construction (CC'16), Mar 2016, Barcelona, Spain
Communication dans un congrès hal-01272969v1
Image document

Extending Polyhedral Techniques towards Parallel Specifications and Approximations

Alexandre Isoard
Other [cs.OH]. Université de Lyon, 2016. English. ⟨NNT : 2016LYSEN011⟩
Thèse tel-01369014v1
Image document

Efficient on-chip communications for data-flow IPs

Antoine Fraboulet , Tanguy Risset
Application-Specific Systems, Architectures and Processors, 2004, Galveston, Texas, United States. pp.293- 303, ⟨10.1109/ASAP.2004.1342479⟩
Communication dans un congrès hal-00399632v1
Image document

Embedded software energy characterization: Using non-intrusive measures for application source code annotation

Nicolas Fournel , Antoine Fraboulet , Paul Feautrier
Journal of Embedded Computing, 2009, 3 (3), pp.10. ⟨10.3233/JEC-2009-90⟩
Article dans une revue hal-00391186v1
Image document

Optimizing DDR-SDRAM Communications at C-level for Automatically-Generated Hardware Accelerators

Christophe Alias , Alain Darte , Alexandru Plesco
IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP'10), Jul 2010, Rennes, France
Communication dans un congrès hal-01664033v1
Image document

Data-aware Process Networks

Christophe Alias , Alexandru Plesco
[Rapport de recherche] RR-8735, Inria - Research Centre Grenoble – Rhône-Alpes; INRIA. 2015, pp.32
Rapport hal-01158726v1

Beyond Iteration Vectors: Instancewise Relational Abstract Domains

Pierre Amiranoff , Albert Cohen , Paul Feautrier
Static Analysis Symposium (SAS), 2006, Seoul, Korea, Unknown Region
Communication dans un congrès hal-01257289v1

EURECA Compilation: Automatic Optimisation of Cycle-Reconfigurable Circuits

Xinyu Niu , Nicholas Ng , Shaojun Wang , Tomofumi Yuki , Nobuko Yoshida , et al.
FPL 2016 - 26th International Conference on Field Programmable Logic and Applications, Aug 2016, Lausanne, Switzerland. pp.1-4, ⟨10.1109/FPL.2016.7577359⟩
Communication dans un congrès hal-01413307v1

Approximating the Transitive Closure of a Boolean-Affine Relation

Paul Feautrier
2nd International Workshop on Polyhedral Compilation Techniques (IMPACT'12), held with HIPEAC'12, Jan 2012, Paris, France
Communication dans un congrès hal-00761491v1
Image document

Détection d'attaques de Dénis de Service par un modèle non gaussien multirésolution

Pierre Borgnat , Nicolas Larrieu , Philippe Owezarski , Patrice Abry , Julien Aussibal , et al.
CFIP 2006 - 12ème Colloque Francophone sur l'Ingénierie des Protocoles, Eric Fleury and Farouk Kamoun, Oct 2006, Tozeur, Tunisie. pp.1-12
Communication dans un congrès inria-00111928v1

Hardware-Software Fast and Accurate Prototyping with Soclib & MMAlpha

Antoine Scherrer , Antoine Fraboulet , Tanguy Risset
Computer Systems: Architecture, Modeling, and Simulation (SAMOS), 2004, Greece. pp.453-462
Communication dans un congrès hal-00399634v1

Étude de la couche transport des réseaux sur puce

Antoine Scherrer , Antoine Fraboulet
Symposium en Architecture et Adéquation Algorithme Architecture, 2003, La Colle sur Loup, France. pp.329-336
Communication dans un congrès hal-00399637v1
Image document

Decoupled (SSA-based) register allocators : from theory to practice, coping with just-in-time compilation and embedded processors constraints

Quentin Colombet
Other [cs.OH]. Ecole normale supérieure de lyon - ENS LYON, 2012. English. ⟨NNT : 2012ENSL0777⟩
Thèse tel-00764405v2
Image document

Bernstein's Conditions

Paul Feautrier
[Research Report] ENS Lyon. 2011, pp.1-9
Rapport hal-01930890v1

Coupling Loop Transformations and High-Level Synthesis

Tanguy Risset , Alexandru Plesco
Symposium en Architecture de machines (Sympa 2008), 2008, Fribourg, Switzerland
Communication dans un congrès hal-00410724v1
Image document

Improving X10 Program Performances by Clock Removal

Paul Feautrier , Eric Violard , Alain Ketterlin
23rd International Conference on Compiler Construction (CC’14), part of ETAPS’14, Apr 2014, Grenoble, France
Communication dans un congrès hal-00924206v1
Image document

Quantity of Resource Properties Expression and Runtime Assurance for Embedded Systems

Laure Gonnord , Jean-Philippe Babau
AICCSA - The seventh ACS/IEEE International Conference on Computer Systems and Applications, May 2009, Rabat, Morocco
Communication dans un congrès inria-00349918v2
Image document

Bee+Cl@k: An Implementation of Lattice-Based Array Contraction in the Source-to-Source Translator ROSE

Christophe Alias , Fabrice Baray , Alain Darte
ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'07), Jun 2007, San Diego, United States. ⟨10.1145/1273444.1254778⟩
Communication dans un congrès hal-03106126v1

Rank: a tool to check program termination and computational complexity

Christophe Alias , Alain Darte , Paul Feautrier , Laure Gonnord
Constraints in Software Testing Verification and Analysis, Mar 2013, Luxembourg
Communication dans un congrès hal-00801571v1

Worldsens: a fast and accurate development framework for sensor network applications

Guillaume Chelius , Antoine Fraboulet , Eric Fleury
Symposium on Applied Computing (SAC 2007), ACM, Mar 2007, Seoul, South Korea. pp.222-226, ⟨10.1145/1244002.1244059⟩
Communication dans un congrès inria-00396994v1
Image document

Split Register Allocation: Linear Complexity Without the Performance Penalty

Boubacar Diouf , Albert Cohen , Fabrice Rastello , John Cavazos
International Conference on High Performance and Embedded Architectures and Compilers, Oct 2010, Pisa, Italy. 15 p
Communication dans un congrès inria-00551513v1

Elimination of parallel copies using code motion on data dependence graphs

Florian Brandner , Quentin Colombet
Computer Languages, Systems and Structures, 2013, 39 (1), pp.25 - 47. ⟨10.1016/j.cl.2012.09.001⟩
Article dans une revue istex hal-00768781v1
Image document

Enhancing the Compilation of Synchronous Dataflow Programs with a Combined Numerical-Boolean Abstraction

Paul Feautrier , Abdoulaye Gamatié , Laure Gonnord
2013
Rapport hal-00780521v2
Image document

Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach

Martin Schoeberl , Pascal Schleuniger , Wolfgang Puffitsch , Florian Brandner , Christian W. Probst , et al.
Bringing Theory to Practice: Predictability and Performance in Embedded Systems, Philipp Lucas, Lothar Thiele, Benoit Triquet, Theo Ungerer, and Reinhard Wilhelm, Mar 2011, Grenoble, France. pp.11-21, ⟨10.4230/OASIcs.PPES.2011.11⟩
Communication dans un congrès inria-00585320v1
Image document

Accelerated Invariant Generation for C Programs with Aspic and C2fsm

Paul Feautrier , Laure Gonnord
Tools for Automatic Program AnalysiS, Sep 2010, Perpignan, France. ⟨10.1016/j.entcs.2010.09.014⟩
Communication dans un congrès inria-00523320v1

Parametric Tiling with Inter-Tile Data Reuse

Alain Darte , Alexandre Isoard
4th International Workshop on Polyhedral Compilation Techniques (IMPACT'14), Jan 2014, Vienna, Austria
Communication dans un congrès hal-00915831v1
Image document

A Generic Multi-Phase On-Chip Traffic Generation environment

Antoine Scherrer , Antoine Fraboulet , Tanguy Risset
Application-specific Systems, Architectures and Processors, Sep 2006, Steamboat Springs, Colorado, United States. pp.23-27, ⟨10.1109/ASAP.2006.5⟩
Communication dans un congrès hal-00399618v1
Image document

Simplification of Boolean Affine Formulas

Paul Feautrier
[Research Report] RR-7689, INRIA. 2011, pp.15
Rapport inria-00609519v1
Image document

Porting the Mutek Operating System to ARM Platforms

Nicolas Fournel , Antoine Fraboulet , Paul Feautrier
2006
Autre publication scientifique hal-00399645v1
Image document

SSI Revisited

Benoit Boissinot , Philip Brisk , Alain Darte , Fabrice Rastello
[Research Report] LIP 2009-24, 2009, pp.17
Rapport inria-00404236v1